

### **Discover** Dezyne

The easiest way to build verifiably correct embedded software

> Paul Hoogendijk, Verum Dutch Model Checking Day 2018

#### **Verum®** software by design

### Challenges for software



# Applying formal methods in industry


### Common challenges:

- 1. Need to be expert in formal methods
  - How to model my system and requirements?
  - Does what I have modeled reflect my system/requirements?
  - How to interpret model checking result for my application?
  - ...
- 2. Non-scalable due to state explosion
  - Real world application are large (50K 10M lines of code)
  - Many variables; large state space

# Dezyne: formal methods for the masses

### Solution to the common challenges:

- 1. Two level approach:
  - Dezyne language relates to common software engineers
    - State machine + imperative language
  - Model checker hidden for user
    - Dezyne language translated to mCLR2 language
    - Counter example translated **back as sequence diagram in Dezyne**
  - Generate executable code from Dezyne code
- 2. Compositional solution
  - Component based: interfaces + components
  - Interfaces have behaviour (!)
  - Component and its requires interfaces refine provides interfaces



### Where is our tooling used?


TITAN KRIOS



verum<sup>®</sup> software by design

### Where is our tooling used?

verum<sup>®</sup> software by design





# DEMO

Copyright © 2018 Verum Software Tools BV



Ξ

# **Refinement in Dezyne**

Dezyne provides interface compliance

Refinement between component and provides interface (restricted to alphabet of provides interface)

Some compliance examples in Dezyne:

# **Verum<sup>®</sup>** software by design

### Interface compliance examples:

```
interface I {
  in bool e();
 behaviour {
    on e: reply(false);
    on e: reply(true);
  }
  Interface I is correctly implemented by component C:
component C {
  provides I p;
  behaviour {
    on p.e(): reply(true);
```

}

#### **VETUM®** software by design

### Interface compliance examples:

```
interface I {
    in void e();
    behaviour {
        on e: {}
        on f: {}
    }
}
Interface I is incorrectly implemented by component C:
component C {
    provides I p;
}
```

component C {
 provides I p;
 behaviour {
 on p.e(): {}
 }
}

#### **Verum®** software by design

### Interface compliance examples:

```
interface I {
  in void e();
  behaviour {
    on e: {}
    on f: {}
  }
   Interface I is incorrectly implemented by component C:
component C {
  provides I p;
  behaviour {
    on p.e(): {}
    on p.f(): illegal
```

Component is made complete: non handled events are regarded as illegal.

}

#### **Verum<sup>®</sup>** software by design

### Interface compliance examples:

```
interface I {
    in bool e();
    behaviour {
        on e: reply(false);
        on e: reply(true);
    }
}
UI Interface I is correctly implemented by component C:
component C {
```

```
provides I p;
requires I r;
behaviour {
    on p.e(): reply(!r.e());
}
```

#### **Verum<sup>®</sup>** software by design

### Interface compliance examples:

```
interface I {
    in bool e();
    behaviour {
        on e: reply(false);
    }
}
```

# Interface I is incorrectly implemented by component C:

```
component C {
  provides I p;
  requires I r;
  behaviour {
    on p.e(): reply(!r.e());
  }
}
```

#### verum<sup>®</sup> software by design

### Interface compliance examples:

```
interface I {
   out void cb();
   behaviour {
      on inevitable: cb;
   }
}
```



Interface I is correctly implemented by component C:

```
component C {
  provides I p;
  requires I r;
  behaviour {
    on r.cb(): p.cb();
  }
}
```

#### verum<sup>®</sup> software by design

### Interface compliance examples:

```
interface I {
   out void cb();
   behaviour {
      on inevitable: cb;
   }
}
```

Interface I is incorrectly implemented by component C:

```
component C {
   provides I p;
   requires I r;
   behaviour {
      on r.cb(): {}
   }
}
```

#### verum<sup>®</sup> software by design

### Interface compliance examples:

```
interface I {
   out void cb();
   behaviour {
      on optional: cb;
   }
}
```



Interface I is correctly implemented by component C:

```
component C {
  provides I p;
  requires I r;
  behaviour {
    on r.cb(): {}
  }
}
```

# Verification backend

- Previously FDR used in verification backend
- Started developing with mCLR2 end of 2014
  - Tetracom project between Verum and TU/e
  - mCRL2 replaced FDR as of release 2.7.0 (march 2018)
- FDR vs mCRL2:

verum

- FDR: Failures-Divergences Refinement
  - Impl ≤ Spec ≡ failures(Impl) ⊆ failures(Spec)
  - failures(P) = { (tr, X) | tr ∈ traces(P), X ∈ refusals(P after tr) }
- FDR each assert expressed as refinement property
- FDR cannot handle fairness
  - Using FDR for functional verification results in many livelocks which hides refinement issue <sup>(2)</sup>
- mCLR2 does handle fairness ☺

# Verification flow in mCRL2

cat hello.dzn

I	parse	dzn -> ast
	codegen-mcr12	ast -> mcrl2
I	mcrl221ps	mcrl2 -> lps (linear proc. spec)
	lps2lst	lps -> lts
	ltsconvert	Its -> Its (reduction)
	lts-check	Its -> Its (add refusals+check)
>	hello.lts	


#### ltscompare -pweak-failures hello.lts intf.lts

# Verification flow in mCRL2

- cat hello.dzn
- | parse dzn -> ast | codegen-mcrl2 ast -> mcrl2 | mcrl22lps mcrl2 -> lps (linear proc. spec) | lps2lst lps -> lts | ltsconvert lts -> lts (reduction) | lts-check lts -> lts (add refusals+check) > hello.lts
- ltscompare -pweak-failures hello.lts intf.lts

### mCRL2 tooling from TU/e, Jan Friso Groote e.a.

# Verification flow in mCRL2



 Itscompare -pweak-failures hello.lts intf.lts

 MCRL2
 Failures Refinement between component and requires interfaces and provides interfaces

 Copyright © 2018 Verum
 provides interfaces

# Compositionality due to refinement


Model checker proves:

verum

- I1 || C0 ≤ I0, I2 || C1 ≤ I1, C2 ≤ I2
- C0,C1,C2 free of deadlock, livelock, illegal, and deterministic

### From which we conclude

- C0 || C1 || C2 ≤ I0 due to monotonicity of || w.r.t. failures refinement
- C0 || C1 || C2 free of livelock, illegal, and deterministic (due to traces), and deadlock (due to refusals)



# Consistency verification & generated code

For each supported language:

For each component of test set:

- Code is generated plus test-stub
- Set of traces covering the component Its is generated
- Each trace is replayed on test executable of component:
  - All in events are fed to test-stub around component
  - Both in and out events are logged by stub:
    - trace log of component needs to be the same as original trace

verum

```
interface async {
    in void doit();
    out void done();
    behaviour {
        bool idle = true;
        [idle] on doit: idle=false;
        [!idle] {
            on inevitable: { done; idle=true;}
        }
    }
}
```

verum<sup>6</sup>

```
interface async {
    in void doit();
    out void done();
    behaviour {
        bool idle = true;
        [idle] on doit: idle=false;
        [!idle] {
        on inevitable: { done; idle=true;}
        }
        event "inevitable" relates to internal event of
        underlying component, hence, is hidden.
```

verum

```
interface async {
    in void doit();
    out void done();
    behaviour {
        bool idle = true;
        [idle] on doit: idle=false;
        [!idle] {
            on optional: { done; idle=true;}
        }
    }
}
```

verum<sup>6</sup>

```
interface async {
    in void doit();
    out void done();
    behaviour {
        bool idle = true;
        [idle] on doit: idle=false;
        [!idle] {
            on optional: { done; idle=true;}
        }
    }
    Event "optional" may be refused, hence,
        this interface deadlocks
```

verum software by design



# Inevitable/optional: translation in mCRL2

```
on inevitable: callback;
on e: {}
versus
on optional: callback;
on e: {}
```

```
P = inevitable -> callback -> P
| e -> return -> P
```

```
P = optional -> callback -> P
```

```
| e -> return -> P
```

| tau -> P'

```
P' = e \rightarrow return \rightarrow P
```



# Inevitable/optional: translation in mCRL2


```
on inevitable: callback;
on e: {}
versus
on optional: callback;
on e: {}
```

```
P = inevitable -> callback -> P
```

| e -> return -> P

```
P = optional -> callback -> P
```

| e -> return -> P



# Late introduction of refusals

- Having many "optionals" in requires interfaces leads to state explosion during Its generation:
  - mcrl22lts(

mclr2(C)

- || mclr2-plus-refusals(I0) X2
- || mclr2-plus-refusals(I1)
- ) where mcrl2, mclr2-plus-refusals: dzn -> mcrl2
- Solution:

verum

Add refusals, i.e. duplicated states, as late as possible:

```
add-refusals(ltsconvert(
```

```
mcrl22lts(mclr2(C)||mclr2(I0)||mclr2(I1)||mclr2(I2)
```

x2

```
)) where add-refusals: lts -> lts
```

thus, just before deadlock and compliance check, and after Its reduction by **ltsconvert** 

# Late introduction of refusals

- Inspired by how FDR internally works:
  - FDR constructs GLTS i.s.o. LTS: (G=Generalized) GLTS, amongst others:
    - LTS plus for each node, maximum refusal set.
  - Whether event can be refused or not, does not increase size of GLTS (!)
- Reduced verification time back from several minutes to few seconds for some of our customer models.
  - Now comparable to FDR based verification time

# Conclusion

verum

- Dezyne allows regular software engineers to construct industrial size software systems while reaping the power of formal methods.
  - Two level approach,
  - Compositionality (due to use of failures refinement)
- Introducing mCRL2 has been an pleasant and inspiring journey
  - Very pleasant cooperation with TU/e, real win/win.
  - Using new back-end caused no visible change for users
  - Performance is on-par, sometimes faster, than FDR
    - Late introduction of refusals was essential in this.
  - Enables extension towards functional & system verification



# Thank You

### Acknowledgments:

- mCRL2 team of TU/e:
  - Jan Friso Groote
  - Tim Willemse
  - Wieger Wesselink
- Verum team



Questions?